

Fig. 1

The diagram illustrates the architecture of a Viterbi Equalizer (VITERBI EQ) system. At the top, two 'Data Storage Devices' are connected to the system via 'DL1' and 'DL2'. The central processing unit is the 'VITERBI ALU', which is divided into three main sections: 'RW1 (GSM-EDGE - Equalization)', 'RAMW1' and 'RAMW2' (working memory), and 'RW2 (GSM/EDGE - Channel Decoding)'. This central unit is connected to two 'RAM' blocks, 'RAM1' on the left and 'RAM2' on the right, via 'DL3' and 'DL4'. Below the central unit is a horizontal 'VITERBI ALU' block, which is connected to the central unit via 'DB1' and 'DB2'. This horizontal block is further connected to three control blocks: 'I/O_DEC', 'CONFIG', and 'I/O_EQ'. These control blocks are connected to a 'Register' and 'I/O Memory' at the bottom. The entire system is managed by a 'Digital Signal Processor' (DSP) at the very bottom.

Fig. 3




Fig. 4




Fig. 5